Hi,
Assuming IIC 10bit master transmit mode and FIFO mode, when the slave receives the slave address bytes, it can generate FIFO receive buffer event interrupt on slave?
Assuming IIC 10bit master transmit mode and FIFO mode, when the slave receives the slave address bytes, it can generate FIFO receive buffer event interrupt on slave?