Could anyone please explain the basic working of Lockstep at Hardware level? Whether a lock step capable core(e.g. Core0 in TC275) has additional sub-core (or CPU) apart from the main core to execute the instructions simultaneously? If it is so, how these cores share the resources like registers, stack etc within the same core?
↧