XMC 4700 JTAG & External Bus Interface Pin Conflict
Sorry that I start a question on this Post after two year, but I currently I make a Port Pin List for a XMC4500 and the I use also a 16 bit bus on the EBU. But if I understand correctly, if use SWD...
View ArticleClik here to view.
XMC4500 CAN Communication
Hi ermes, Aaaa OK in that case...shall we continue with debugging then ;) Quote: I also tried to short Can1Tx with Can2Rx and Can1Rx with Can2Rx (ie P1.12 -> 1.5 and 1.13 -> 1.4) . And this makes...
View ArticleXMC4700 XMCLib CCU4 symmetric PWM
Hello everyone, I'm trying to setup a symmetric PWM with the CCU4 Module with DAVE4.3 for a XMC4700. I've been looking how to enable the transfer of the shadow registers only at the 'one-match' event...
View Articleµc/Probe Crashes every time
Hi, I am trying to run µc/Probe with an XMC 4200F64x256. But it crashes all the time, when I try to run. (I have never seen something like that) Those are the steps i did before pressing play: 1....
View ArticleErase a single page on XMC4500
I am right that it is not possible to erase a singel page on the XMC4500?? Because on the XMC1xxx I can use the XMC_FLASH_ErasePages funciton. Thanks mathias
View ArticleMonitoring EtherCAT
Hi Jesus, Many thanks for the link, it made for an interesting read. Apologies I've not responded earlier. Unfortunately, it didn't quite accord with what I've been asked to report on. But meanwhile,...
View ArticleE_EEPROM_XMC4 Emulation.
Hi, I am right that the maximum EEPROM size is 8kB? Why is it not 16kB because each of the 4 sectors has 16kB? I do not understand why there is a 64kB FLASH_0 in the linker file. Then the EEPROM 64kB...
View ArticleXMC1300 IEC60730 class B library
I am using XMC1302 (24VQFN) 32K flash MCU as PMSM controller. I want to have to include the IEC60730 class B library , however I can't download the library from below Infineon web site, I had do the...
View ArticleClik here to view.
Questions reg; Infineon Software Framework and iLLD package using TASKING tools
Hi Rob, use target type TC27xD because your board has a DC-Step. Please find attached the naming schema for the AURIX devices. Best regards, Martin ????? AURIX naming scheme CAN FD.pdf (445.1 KB)
View ArticleClik here to view.
TC1797 UDE-DAS Problem
Hi sumeyye, check your DAS connection. Should be like in the attached screenshot. Cheers, Martin ????? DASScreenshot.png (55.3 KB)
View ArticleCalculate the time the code runs.
Hi sangyangyang, for just measuring one function I would recommend to use the System timer dt = STM0_TIM0.U; myfoo(); dt = STM0_TIM0.U - dt; Cheers, Martin
View ArticleClik here to view.
What is the compare in Lockstep from AURIX.
Please find attached a basic overview of the lockstep architecture. BR Martin ????? AURIX_lockstep.pdf (119.3 KB)
View ArticleTC275 Application Note
To get access to AURIX documentation: 1. please register under myinfineon.com 2. sen login name to AURIX@infineon.com
View ArticleTLF35584 - SPI Write to Protected Registers
Hi Felix, get a copy of the application note AP32342 Testing and servicing the TLF35584.
View ArticleHow does Flash Error Correcting Code (ECC) work ?
Hi jani, the PFLASH is organized in 256bits data + 22bit ECC to correct every single or double bit failure (SECDEC). It also detects 100% of 3-bit failures. Every time you read something from the flash...
View ArticleProgramming SAK-TC1782 use command line
Hi alphama, take a look at these two websites at Infineon Programming Services and Programmers/Flash Tools. I'm using sometimes the command line interface from the PLS UDE. BR, Martin
View ArticleClik here to view.
Getting started difficulties with Application Kit TC297 TFT
Hi DrGalle, the Free TriCore Entry Tool Chain also contains a limited version of the PLS UDE. See attachment. BR Martin ????? PLS Comparison Free TriCore Entry Tool Chain vs UDEprof Version.pdf (74.3...
View ArticleIn debugger, how to find out what reset occurred ?
Hi jani the last reset request is stored in RSTSTAT. BR, Martin
View ArticleMemory Trap in TC277
Hi Snehal, you mean PSTR.FBE is set? Is also a PSE trap generated? BR Martin
View Article