Quantcast
Channel: Infineon Forums
Viewing all articles
Browse latest Browse all 9892

DAP and Tricore PFLASH programming

$
0
0
Quote:

Originally Posted by UC_wrangler View Post
The critical thing is to make sure your FSI and FSI2 clocks are as fast as possible. The code execution time isn't nearly as important. Also make sure your wait states are correct after increasing any clocks.

Thanks a lot for your reply. I have checked FSI and FSI2 clocks and it seems, that they set at maximum. From CCUCON0 register I saw, that only STM divider = 2, all other are set to 1;

Viewing all articles
Browse latest Browse all 9892

Latest Images

Trending Articles



Latest Images

<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>