Great. Thanks!
↧
Nomenclature
↧
Trap when accessing module registers ?
Hi,
I get a trap when I try to write registers of a peripheral module? What could be the reason?
#8042000 11483
I get a trap when I try to write registers of a peripheral module? What could be the reason?
#8042000 11483
↧
↧
How many CAN FD capable nodes are available in AURIX?
Hi,
How many of the CAN nodes are capable of CAN FD in AURIX?
#8042000 12023
How many of the CAN nodes are capable of CAN FD in AURIX?
#8042000 12023
↧
How to locate Interrupt Vector table in RAM when using Tasking compiler?
Hi,
How to locate Interrupt Vector table in RAM when using Tasking compiler?
#8042000 12008
How to locate Interrupt Vector table in RAM when using Tasking compiler?
#8042000 12008
↧
Standby RAM
ok I've go it:
trap class 4
TIN number 2
in tc1.6 architecture manual I found it's DSE - data Access synchronus Error.
But i still cannot figure out why this error occur if this address is proper.
trap class 4
TIN number 2
in tc1.6 architecture manual I found it's DSE - data Access synchronus Error.
But i still cannot figure out why this error occur if this address is proper.
↧
↧
New code does not run on Application (TFT) Kit?
Hi,
I have just received my Application Kit and when I plugged it in the demo code ran correctly. I have just written my 'blinky' code in BIFACES and downloaded it to the Application Kit but when I try and run it the reset LED flashes a few times and then seems to sit in reset.
#8042000 11974
I have just received my Application Kit and when I plugged it in the demo code ran correctly. I have just written my 'blinky' code in BIFACES and downloaded it to the Application Kit but when I try and run it the reset LED flashes a few times and then seems to sit in reset.
#8042000 11974
↧
XMC4800 EtherCAT Fatal Sync Error
The example you reference is only compatible with SSC5.11.
If you like to work with SSC5.12, you can download the example ETHCAT_SSC_XMC48 from here
https://www.infineon.com/cms/en/prod...downloads.html
Just follow the instructions/documentation of this example, but please take note, that the pinning needs to be adapted to the automation board.
The pinning of example ETHCAT_SSC_XMC48 origins from the XMC48 Relax Kit.
General advice: Every time you download a new EtherCAT APP make sure to erase the complete flash (e.g. using SEGGER).
By this you can make sure, the emulated EEPROM inside FLASH is erased as well and you new application is correctly installed.
Kind Regards
Michael
If you like to work with SSC5.12, you can download the example ETHCAT_SSC_XMC48 from here
https://www.infineon.com/cms/en/prod...downloads.html
Just follow the instructions/documentation of this example, but please take note, that the pinning needs to be adapted to the automation board.
The pinning of example ETHCAT_SSC_XMC48 origins from the XMC48 Relax Kit.
General advice: Every time you download a new EtherCAT APP make sure to erase the complete flash (e.g. using SEGGER).
By this you can make sure, the emulated EEPROM inside FLASH is erased as well and you new application is correctly installed.
Kind Regards
Michael
↧
FOC wind mill start
Hello Justin,
Unfortunately the windmill function is not implemented in the current FOC Algorithm.
The Demo code focuses on the motor control only.
Currently it is not planned to implement further application specific functions into the demo algorithm, but
the Block commutation example code has a functionality where it re-synchronizes to the rotating motor.
Best,
Fiz
Unfortunately the windmill function is not implemented in the current FOC Algorithm.
The Demo code focuses on the motor control only.
Currently it is not planned to implement further application specific functions into the demo algorithm, but
the Block commutation example code has a functionality where it re-synchronizes to the rotating motor.
Best,
Fiz
↧
RAM redundancy data copying
Hi,
Ive got problem with copying redundancy data to standby RAM:
According to user manual reserved data[i] is another address i should read value from the store it back to reserved_data[i], but it seems like this address is corrupted or not exist.
Every time I try to assign data from reserved_data[i] address trap occur( for all reserved_data[i]).
Trap details are class 4 and TIN 2 which mean data error(DSE, tc1.6 architecture datasheet), but I cannot figure out why it's happening.
reserved_data[i] values are always the same so I assume they are correct addresses.
Endinit protection is also disabled.
How to solve this problem?
I work on Tc222L
Attachment 4106
RESERVED_DATA_ACCEPTANCE_VALUE_X are 0xFFFFFF and 0x0
Ive got problem with copying redundancy data to standby RAM:
According to user manual reserved data[i] is another address i should read value from the store it back to reserved_data[i], but it seems like this address is corrupted or not exist.
Every time I try to assign data from reserved_data[i] address trap occur( for all reserved_data[i]).
Trap details are class 4 and TIN 2 which mean data error(DSE, tc1.6 architecture datasheet), but I cannot figure out why it's happening.
reserved_data[i] values are always the same so I assume they are correct addresses.
Endinit protection is also disabled.
How to solve this problem?
I work on Tc222L
Attachment 4106
RESERVED_DATA_ACCEPTANCE_VALUE_X are 0xFFFFFF and 0x0
↧
↧
Cost of sic
SiC have much more performance advantages than Si products, as below:
High efficiency leading to lower energy costs, smaller battery requirements and a reduction in the cooling system.
Higher frequency operation leading to smaller magnetics and system size and weight reduction.
Higher power density.
Reduced system complexity for example 3 Level to 2 Level design
Possible lower operating temperatures,Possible reduction in system cost.
The customers who use the SiC component not only see the benefits bringing by it now, but also see the bright future.
High efficiency leading to lower energy costs, smaller battery requirements and a reduction in the cooling system.
Higher frequency operation leading to smaller magnetics and system size and weight reduction.
Higher power density.
Reduced system complexity for example 3 Level to 2 Level design
Possible lower operating temperatures,Possible reduction in system cost.
The customers who use the SiC component not only see the benefits bringing by it now, but also see the bright future.
↧
AURIX TC397 SPU Window applying
Hi to all!
What mathematical operations do the SPU use when applying a window?
I have a demo project from infineon, there I saw that the array of window coefficients is designed so that 0 corresponds to 0 and 0x7fff corresponds to 1. How is the window aply, and what should be the result?
I expect that if the window coefficient = 0x7fff, then the value should not change, if the coefficient = 0x7fff/2 then half of the initial value will pour.
I came across an unexpected result: the coefficient 0x7fff doubles the value, 0x7fff/2 leaves it the same.
Perhaps some scaling is applied there, or something else?
Explain who is in the know.
Thank.
What mathematical operations do the SPU use when applying a window?
I have a demo project from infineon, there I saw that the array of window coefficients is designed so that 0 corresponds to 0 and 0x7fff corresponds to 1. How is the window aply, and what should be the result?
I expect that if the window coefficient = 0x7fff, then the value should not change, if the coefficient = 0x7fff/2 then half of the initial value will pour.
I came across an unexpected result: the coefficient 0x7fff doubles the value, 0x7fff/2 leaves it the same.
Perhaps some scaling is applied there, or something else?
Explain who is in the know.
Thank.
↧
4 pin vs 3 pin
Hi,
the title already reveals what my question is about:
What are the advantages of the 4 pin over the 3 pin device? Why does an aux. Source connection help?
Thanks in advance!
the title already reveals what my question is about:
What are the advantages of the 4 pin over the 3 pin device? Why does an aux. Source connection help?
Thanks in advance!
↧
DAP CRC-6 algorithm is not correct on data sheet
Hi Robinliuy,
may I ask you to share how you could solve this problem ?
I'm currently facing same issue. Impossible to pass the CRC6 check. I got the same C-Like code in my reference document.
Thanks in advance.
Best regards.
may I ask you to share how you could solve this problem ?
I'm currently facing same issue. Impossible to pass the CRC6 check. I got the same C-Like code in my reference document.
Thanks in advance.
Best regards.
↧
↧
dependency of short circuit capability with some factors
Hello again, can you also tell me what the dependence of short-circuit capability with bus voltage, gate voltage and temperature is? Thanks in advance!
↧
Aurix Processor Clock Speed Errors
So after a bunch of playing around I found that it was the PLL settings.
First make sure to disconnect the PLL from the main oscillator before changing the Pdiv and Ndiv values.
Second was to follow the recommended values for Pdiv and Ndiv from section Table 3 of AP32201.
This took us from an incorrect clock on startup after 5 power cycles to no error in 17752 cycles.
It does seem to be related to the silicon, as 97% of the time it's fine. Would be nice to have a better guide on this from Infineon that describes how setting Pdiv and Ndiv can affect clock stability.
First make sure to disconnect the PLL from the main oscillator before changing the Pdiv and Ndiv values.
Second was to follow the recommended values for Pdiv and Ndiv from section Table 3 of AP32201.
This took us from an incorrect clock on startup after 5 power cycles to no error in 17752 cycles.
It does seem to be related to the silicon, as 97% of the time it's fine. Would be nice to have a better guide on this from Infineon that describes how setting Pdiv and Ndiv can affect clock stability.
↧
CAN Bus communication with xmc4300
What your sensor reports looks like UART data not CAN data.
I don't think CAN app is helpful here.
I don't think CAN app is helpful here.
↧
Autosar for aurix
Hi,
I want to use Autosar for aurix controller with real time operating system, can any help me to select correct software tool for it.
I want to use Autosar for aurix controller with real time operating system, can any help me to select correct software tool for it.
↧
↧
any success stories?
Here you can find a success story from a solar inverter manufacturer.
https://kaco-newenergy.com/fileadmin...on_carbide.pdf
https://kaco-newenergy.com/fileadmin...on_carbide.pdf
↧
Trap when accessing module registers ?
Hi,
Module clock not enabled (Check <Module>_CLC register. (Should be written with 0 before the access. Or is there is a protection on the register that needs removal prior to a write access: Safety Endinit or CPU Endinit.
Module clock not enabled (Check <Module>_CLC register. (Should be written with 0 before the access. Or is there is a protection on the register that needs removal prior to a write access: Safety Endinit or CPU Endinit.
↧
How to locate Interrupt Vector table in RAM when using Tasking compiler?
Hi,
a change to the default Tasking*inttabx.lsl linker file has to be made. you have to add the "copy" keyword: it tells to copy the section from ROM to RAM at program startup.*Any locally found lsl will override the Tasking directory includes.* You need to add the group(copy) identifier and enclose the table entriesYou also need to change the start location in*the project linker script,.* Thanks,
*
a change to the default Tasking*inttabx.lsl linker file has to be made. you have to add the "copy" keyword: it tells to copy the section from ROM to RAM at program startup.*Any locally found lsl will override the Tasking directory includes.* You need to add the group(copy) identifier and enclose the table entriesYou also need to change the start location in*the project linker script,.* Thanks,
*
↧